Asymptotically zero energy computing using split-level charge recovery logic

نویسنده

  • Saed G. Younis
چکیده

The dynamic power requirement of CMOS circuits is rapidly becoming a major concern in the design of personal information systems and large computers. In this work we present a number of new CMOS logic families, Charge Recovery Logic (CRL) as well as the much improved Split-Level Charge Recovery Logic (SCRL), within which the transfer of charge between the nodes occurs quasistatically. Operating quasistatically, these logic families have an energy dissipation that drops linearly with operating frequency, i.e., their power consumption drops quadratically with operating frequency as opposed to the linear drop of conventional CMOS. The circuit techniques in these new families rely on constructing an explicitly reversible pipelined logic gate, where the information necessary to recover the energy used to compute a value is provided by computing its logical inverse. Information necessary to uncompute the inverse is available from the subsequent inverse logic stage. We demonstrate the low energy operation of SCRL by presenting the results from the testing of the rst fully quasistatic 8 8 multiplier chip (SCRL-1) employing SCRL circuit techniques. Acknowledgments In consulting with Tom Knight throughout this work, many a times I was the recipient of the following advice \... of course you can do it that way, but if I was doing it I would..." and many a times I went my own way. On reeection, I wish that for the most part, I had not. When it comes to technical intuition of the kind that usually turns out to be true, Tom Knight seems to have an enviable supply. I'm thankful for having worked with him technically and grateful for having known him personally. I wish to thank Gregory Papodopoulos and Kim Molvig for their commitment and support of this work. I would also like to thank members of toms-knights group including Sir Philip Alvelda, Sir Mike Bolotski, Sir Andre Dehon and Sir Tom Simon for their instrumental help during the design of SCRL-1. Special thanks to Andy Boughton and Jack Costanza for their generosity, and friendship during the testing of SCRL-1 chip and throughout my hacking days at MIT.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Asymptotically Zero EnergySplit - Level Charge Recovery

1 As the clock and logic speeds increase, the energy requirements of CMOS circuits are rapidly becoming a major concern in the design of personal information systems and large computers. Earlier, we presented a new form of CMOS Charge Recovery Logic (CRL), with a power dissipation that falls with the square of the operating frequency, as opposed to the linear drop of conventional CMOS circuits ...

متن کامل

Adiabatic CMOS: Limits of Reversible Energy Recovery and First Steps for Design Automation

Standard CMOS technology discards all signal energy during every switching cycle, leading to heat generation that limits the operating speed and the achievable computing performance. Energy-recovery schemes avoid the heat generation, but are often burdened with the cost of significant increase in system complexity and the lack of automated design tools. In this paper, we propose to implement ad...

متن کامل

Secure Adiabatic Logic: a Low-Energy DPA-Resistant Logic Style

The charge recovery logic families have been designed several years ago not in order to eliminate the side-channel leakage but to reduce the power consumption. However, in this article we present a new charge recovery logic style not only to gain high energy efficiency but also to achieve the resistance against side-channel attacks (SDA) especially against differential power analysis (DPA) atta...

متن کامل

Supply clock generation (driver) circuit for 2PASCL

The paper presents a new quasi adiabatic logic family that uses two complementary split-level sinusoidal power supply clock for digital low power applications such as sensors. The proposed two-phase adiabatic static CMOS logic circuit (2PASCL) is using the principle of energy recovery and adiabatic switching. It has switching activity that is lower than dynamic logic and can be directly derived...

متن کامل

Study and Comparison of Two Phase Clocked Adiabatic logic (2PASCL) for Low Power VLSI Applications: A Review

As the density and operating speed of complementary metal oxide semiconductor (CMOS) circuits increases, dynamic power dissipation has become a concern in the design of VLSI circuits. This paper presents a Two-Phase Adiabatic Static Clocked Logic (2PASCL) which shows the lowest power dissipation among different adiabatic logic families based on energy recovery principle. In adiabatic switching ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1994